Bespav Posted May 26, 2020 Report Posted May 26, 2020 Keeping in mind Kevin Gilmore's design rules i have insomnia about stabilizing common mode of JFET input stage without sacrificing CMRR or straight referencing it to the amplifier/source ground. So, check attached schematic. While keeping straightforward signal flow aka "Gilmore's gesign rule" it also have second control loop which helps SuSy amps to maintain output common mode near ground potential.
Recommended Posts
Please sign in to comment
You will be able to leave a comment after signing in
Sign In Now